Applicant : Kazutaka Inukai et al.
Serial No. : 09/944,085
Filed : September 4, 2001
Page : 14 of 15

Attorney's Docket No.: 12732-073001 / US5192

REMARKS

Claims 1-45 are pending, with claims 1, 5, 9, 13, 17, and 21 being independent. Claims 1-3, 5-7, 9-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 6,040,819 to Someya (Someya) in view of U.S. Patent No. 6,229,508 to Kane (Kane). Claims 4, 8, and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Somey and Kane and further in view of U.S. Patent No. 4,070,663 to Kanatani et al. (Kanatani). New claims 25-33 are added by virtue of this Amendment.

The specification and drawings were objected to for minor informalities, and have been corrected accordingly.

Applicant notes that the pending Office Action notes in the Form PTO-326 (Office Action Summary) that no certified copies of Applicant's priority documents have been received by the Patent Office. However, Applicant included the priority documents with the filing of the present application on September 4, 2001. A copy of the documents as filed, including a dated transmittal letter and first page of priority document, is enclosed. Accordingly, Applicant respectfully requests that receipt of these documents be acknowledged.

Regarding the rejection of amended independent claim 1 under 35 U.S.C. 103(a) as being unpatentable over Someya in view of Kane, Applicant respectfully submits that none of the prior art of record discloses or properly suggests, "… dividing a frame period into $n + m$ display periods with n and m both being natural numbers of one or more … wherein a bit number of a first display period among the $n + m$ display periods is different from a bit number of a last display period among the $n + m$ display periods," as recited in independent claim 1.

Applicant respectfully submits that this claim language is supported by the specification. For example, the specification teaches at page 14, lines 4-5 that "(t)he first bit of the digital video signal to the n-th bit of the digital video signal correspond to the display periods Tr_1 to Tr_n, respectively." Further, the specification teaches at page 18, lines 4-5 that, "(t)he divided display periods corresponding to the same bit of the digital video signal do not appear in succession. A subframe period or a display period corresponding to another bit of the digital video signal always appears between two divided display periods."

Accordingly, it may be seen that a bit number of a last display period in one period is different from a bit number of a first display period in the next consecutive period. For example, in FIG. 3, a first display period and a last display period correspond to $S_1Tr(n-1)$, and Tr_1, respectively, and a bit number of $S_1Tr(n-1)$ is different from a bit number of Tr_1 because a bit number of $Tr(n-1)$ is different from a bit number of Tr_1.

Similarly, Applicant respectfully submits that amended independent claims 5, 9, 13, 17, and 21 distinguish over the prior art of record for at least the above or similar reasons. As a result, dependent claims 2-4, 6-8, 10-12, 14-16, 18-20, and 22-45 are believed to be allowable for at least the same reasons. Accordingly, claims 1-45 are believed to be in condition for allowance, and such action is hereby requested in the Examiner's next official communication.

Enclosed is a $378.00 check for excess claim fees and a $420.00 check for the Petition for Extension of Time fee. Please apply any other charges or credits to deposit account 06-1050.

Respectfully submitted,

Date: *November 25, 2003*

William D. Hughes

William G. Hughes, Jr.
Reg. No. 46,112

Fish & Richardson P.C.
1425 K Street, N.W.
11th Floor
Washington, DC 20005-3500
Telephone: (202) 783-5070
Facsimile: (202) 783-2331

40190096.doc

601 SOURCE SIGNAL LINE DRIVER CIRCUIT

CLK, SP → 602 SHIFT REGISTER

Digital Video Signals → 603 LATCH(A)

Latch Signals → 604 LATCH(B)

FIG. 10A   TO SOURCE SIGNAL LINE

605 GATE SIGNAL LINE DRIVER CIRCUIT

CLK, SP → 606 SHIFT REGISTER

607 BUFFER

FIG. 10B   TO ~~SOURCE~~ SIGNAL LINE
                         GATE